tailieunhanh - CMOS VLSI Design - Lecture 5: DC & Transient Response

Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation .Pass Transistors We have assumed source is grounded What if source 0? VDD – . pass transistor passing VDD VDD Vg = VDD – If Vs VDD-Vt, Vgs Vout = VDD – When Vin = VDD - Vout = 0 VDD – In between, Vout depends on Idsp transistor size and current Vin Vout – By KCL, must settle such that Idsn Idsn = |Idsp| – We could solve equations – But graphical solution gives more insight. | Lecture 5 DC Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 5 DC and Transient Response CMOS VLSI Design 4th Ed- 2 Pass Transistors We have assumed source is grounded What if source 0 V - . pass transistor passing VDD V DD Vg Vdd jzL -If V Vdd-V Vgs Vt - Hence transistor would turn itself off nMOS pass transistors pull no higher than VDD-Vtn - Called a degraded 1 - Approach degraded value slowly low Ids pMOS pass transistors pull no lower than Vtp Transmission gates are needed to pass both 0 and 1 5 DC and Transient Response CMOS VLSI Design 4th Ed-

• Điện - Điện tử
• CMOS chip
• CMOS transistors
• Integrated circuits
• Building logic gates
• systems perspective
• Circuits
• CMOS VLSI Design
• modern Design
• chip design
• unsurpassed circuit level coverage
• microprocessors
• computer arithmetic
• Electronic Engineering
• Mạng trên chip
• Chuyển mạch gói
• Mô hình lưới
• Công nghệ CMOS 90nm
• Công suất tiêu thụ