Đang chuẩn bị liên kết để tải về tài liệu:
GIÁO TRÌNH VI ĐIỀU KHIỂN part 10

Tham khảo tài liệu 'giáo trình vi điều khiển part 10', công nghệ thông tin, hệ điều hành phục vụ nhu cầu học tập, nghiên cứu và làm việc hiệu quả | Giáo trình Vi điều khiển Phụ lục 4 - Mô tả tập lệnh Cycles 2 Encoding . I 1 I 1 I 1 I 0 I 0 I 0 I 1Ị i Operation MOVX A Ri 32.2. MOVX A @DPTR Bytes 1 Cycles 2 Encoding . 1 1 1 0 0 0 0 0 Operation MOVX A DPTR 32.3. MOVX @Ri A Bytes 1 Cycles 2 Encoding . I1 1 1 1 0 0 1T7 Operation MOVX Ri A 32.4. MOVX @DPTR A Bytes 1 Cycles 2 Encoding . 1 1 1 1 0 0 0 0 Operation MOVX DpTR A 33. MUL AB Function Multiply Description MUL AB multiplies the unsigned 8-bit integers in the Accumulator and register B. The low-order byte of the 16-bit product is left in the Accumulator and the high-order byte in B. If the product is greater than 255 0FFH the overflow flag is set otherwise it is cleared. The carry flag is always cleared. Example Originally the Accumulator holds the value 80 50H . Register B holds the value 160 0A0H . The instruction MUL AB will give the product 12 800 3200H so B is changed to 32H 00110010B and the Accumulator is cleared. The overflow flag is set carry is cleared. Bytes 1 Cycles 4 Phạm Hùng Kim Khánh Trang 221 Sưu tầm bởi www.daihoc.com.vn Giáo trình Vi điều khiển Phụ lục 4 - Mô tả tập lệnh Encoding 1 0 1 0 0 1 0 0 Operation MUL A 7-0 A X B B 15-8 34. NOP Function No Operation Description Execution continues at the following instruction. Other than the PC no registers or flags are affected. Example A low-going output pulse on bit 7 of Port 2 must last exactly 5 cycles. A simple SETB CLR sequence generates a one-cycle pulse so four additional cycles must be inserted. This may be done assuming no interrupts are enabled with the following instruction sequence cLr P2.7 NOP NOP NOP NOP SETB P2.7 Bytes 1 Cycles 1 Encoding . 0 0 0 0 0 0 0 0 Operation NOP PC PC 1 35. ORL dest-byte src-byte Function Logical-OR for byte variables Description ORL performs the bitwise logical-OR operation between the indicated variables storing the results in the destination byte. No flags are affected. The two operands allow six addressing mode combinations. When the destination is the .